|

Analysis of Frequency Synthesizer with Phase-Locked Loop

Authors: Shakhtarin B.I., Fedotov A.A. Published: 08.04.2014
Published in issue: #2(95)/2014  
DOI:

 
Category: Radio Electronics  
Keywords: frequency synthesizer, PLL with charge-pump, phase detector with charge-pump

The operation of a system for synthesis of discrete frequency set (or a frequency synthesizer) based on the indirect method of construction using a phase-locked loop (PLL) is analyzed. The operating principles of a frequency synthesizer with PLL designed on the basis of a charge pump are described. Several variants of circuitry embodiment of the phase detector (included in the PLL) are offered with the use of gates with different operating principles. The system’s skeleton diagrams and mathematical model are given. Results of simulating the frequency synthesizer with a phase detector designed on the basis of D triggers and a NOR gate in the Simulink system of the MATLAB software package are presented. The influence of an order of low-pass filter on the time of the required signal capture by PLL is considered.

References

[1] Shakhtarin B.I. Sintezatory chastot [Fequency synthesisers]. Moscow, Goryachaya liniya-Telekom Publ., 2007. 128 p.

[2] Horowitz P., Hill W. The Art of Electronics. 2nd Ed. CAMBRIDGE, MASSACHUSETTS, Un. Press, 1989. (Russ. ed.: Khorovitz P., Khill U. Iskusstvo skhematekhniki. Moscow, Mir, Binom Publ., 2009. 704 p.)

[3] Gardner F.M. Charge-pump phase-lock loops. IEEE Trans. Commun., 1980, vol. COM-28, pp. 1849-1858.

[4] Gardner F.M. Phase accuracy of charge-pump PLL’s. IEEE Trans. Commun., 1982, vol. COM-30, pp. 2362-2363.

[5] Talbot Daniel B. Frequency acquisition techniques for phase locked loops. Hoboken NJ, Wiley-IEEE Press, 2012. 224 p.

[6] William F. Egan. Advanced frequency synthesis by phase lock. WILEY, 2011.

[7] Kamal N., Al-Sarawi S. , Weste N.H.E. , Abbott D. A phase-locked loop reference spur modelling using Simulink. Proc. Int. Conf. on Electr. Devices "Systems and Applications" (ICEDSA), Un Kebangsaan, Malaysia, 2010.

[8] Van Paemel Mark. Analysis of charge-pump PLL: "New Model". IEEE Transactions on communications, 1994, vol. 42, pp. 2490-2498.

[9] Wilson James. Optimal jitter attenuation starts with the proper pll bandwidth. Available at: http://electronicdesign.com/analog/optimal-jitter-attenuation-starts-proper-pll-bandwidth (accessed 20.12.2011).